Abstract-This paper describes the design of a low power, high sampling rate track-and-hold amplifier (THA) which can be used in pipeline analog-to-digital converter (ADC). The THA can samples at 100 MS/s and only dissipates 12mW under 3V power supply. The amplifier is a fully differential two stage amplifier without miller compensation for power consumption reduction while maintaining enough gain and bandwidth. It is fabricated in 0.35um CMOS process and integrated in a 8-bit 100MS/s pipeline ADC. The THA makes the ADC achieve nearly 60dBc spur-free dynamic range(SFDR) and 58.1 total harmonic distortion (THD) at supply voltage of 3V in under sampling mode and can be used in medium resolution and high speed under sampling pipeline ADC.
INTRODUCTION
To sense the real world, an analog-to-digital converter (ADC) is a critical component, and the development of data conversion interfaces has been greatly stimulated by the rapid growth in both wired and wireless communication systems, especially by smart phone field.
For mobile device, the power dissipation is one of the most important factor to be considered. With the increasing screen size, or both the frequency and core number of CPU, the power requirement is even more restrained. As there are usually eight or more ADCs and DACs in a cell phone, minimizing the power consumption of these devices is a very effective way to reduce the whole power dissipation. The dynamic performance, however, is very important for ADCs and it will often require more current to achieve certain specification. These impose more difficulty on low power high linearity ADC design [1] , [2] .
The THA in the front of the ADC is the most critical block which must have the whole accuracy of the ADC, hence it usually occupies 40% or even more power consumption of the chip. Although it can be eliminated by precise match the MDAC and the Sub ADC sampling network to reduce the power dissipation [3] , this will reduce the linearity of system and make it sensitive to process or environment variation, hence often requires calibration. A typical pipeline ADC block is shown in Fig. 1 .The ADC core usually consists of a multi-bit first stage followed by several 1.5-bit stages and a 3-bit last flash stage. There is an optional input buffer in the front of the ADC which performs level shift and provides driving capability for THA following it. However, the output common mode voltage of input buffer is often different than the internal amplifier common mode voltage, hence it imposes common mode range strain on the THA. This paper describes the design of a low power THA with high performance which can be used in 100MS/s to 150MS/s pipeline ADC with resolution from 8-bit to 10-bit. After the THA architecture have been determined in Section II, Section III describes the circuit techniques that were used to achieve low power consumption. The performance results are presented in Section IV and Section V concludes the paper. 
II. ARCHITECTURE CONSIDERATIONS
The THA needs to acquire a rapid varying signal with adequate low distortion. The power consumption, however, should be minimized as far as possible, and this has to be accomplished without degrading the dynamic performance.
The simplest sampling topology for THA circuit is a passive network consisting of a single MOSFET acting as a switch and a series capacitor to acquire the input signal instant value, and this is also called open-loop architectures. Although this topology dissipates the least power, it suffers from many practical drawback such as clock feedthrough, charge injection and nonlinear onresistance, and most important of all, it is not capable for driving any load. Therefore, a buffer has to be used to drive the load following the sampling network, and an input buffer may also be needed to adjust the signal level Lecture Notes on Photonics and Optoelectronics Vol. 1, No. 2, December 2013 to one suitable for the switch and to reduce hold mode feedthrough. Although this topology can work at high speed, its accuracy is limited by the harmonic distortion arising from the nonlinear gain of the buffer amplifiers and signal-dependent charge injection from the switch, and these are especially serious in MOS technology.
In a high performance pipeline ADC, the THA often uses fully differential and switched-capacitor architecture with closed-loop topology, for the negative feedback can improve linearity greatly. There are two differential THA architectures which are often used in pipeline ADC. The first architecture is referred to as a flip-around THA [4] and the second is referred to as a charge-transferring THA [5] , as can be seen from The flip-around THA acquires the input voltage on the sample capacitor during track phase, and flips the capacitor to the output during the hold phase. It has the advantage of higher speed as it has large feedback factor than the charge-transferring THA, ideally 1. On the other hand, the charge-transferring THA acquires the input signal on the input capacitor during the track phase, and transfers only the differential charge to the feedback capacitor during the hold phase. Although the chargetransferring THA has lower feedback factor, it is suitable for the application where the input common mode is not equal the output counterpart, such as the case where there is a input buffer in front of the THA to level shift the external input signal, since the common mode charge remains in the sample capacitors. Furthermore, for fliparound THA it usually uses large PMOS transistors as its input pair to achieve large common-mode compliance, which will increase the input parasitic capacitance of the amplifier and as a result reduce the feedback factor [6] . Finally, since functions of buffering, voltage downscaling and voltage up-scaling can be carried out by one and the same stage, the charge-transferring THA is suitable for the MDAC implementation in the pipeline stages and as a result a more uniform layout will be obtained. For these reasons, the charge-transferring THA was chosen for the large common-mode compliance and flexible advantage.
III. CIRCUIT IMPLEMENTATION

A. Track-and-Hold Amplifier
To prevent the amplifier of the T/H from limiting the whole linearity performance, the THA should settle to within 0.5 LSB of the ideal value during half a clock cycle. Assuming first-order settling, and equal contribution from finite dc gain and incomplete settling, the amplifier of the T/H needs more than 60dB of openloop gain and 0.4GHz GBW to achieve 8-b accuracy at 100Msample/s. The output should also have 1Vpp differentially swing with the minimum supply of 2.7V.
Although a single stage amplifier with gain booster can be used to achieve the specification, the power consumption is often large and the non-dominant pole is low because the extra parasitic capacitance.
Furthermore, for large swing range, folded-cascode architecture is often used rather than telescopic amplifier. However, to use NMOS transistor in the signal path to push out the parasitic pole, the input pair should be PMOS transistors. The drawback of PMOS input pair is that it often requires larger input transistors and high current to achieve the same speed compared to telescopic amplifier. Moreover, larger input transistors also increase the input parasitic capacitance, as a result the feedback factor is reduced, which will also reduce the speed.
On the other hand , the two stage amplifier with miller compensation is not suitable for die size and power dissipation consideration, since the non-dominant pole should be pushed out greatly which will require large current and transistor size. Hence a simple cascade OTA with low gain preamplifier was chosen for minimum die size and the lowest power consumption, as it can be seen from Fig. 3 . It is variant of the traditional OTA with low gain stage [6] Vout+ Vout- ( 1) where g m is the transconductance of transistor, and g ds is the output conductance, and assuming the cascode current source has infinite output resistance while ignoring the body effect. The GBW of this amplifier is as (2) 1 8
where CL is the load capacitor, ignoring the body effect. There are, however, two non-dominant poles in this amplifier, one is associated with the cascode node, and the other is introduced due to the input capacitance of the transconductance stage and the first stage output. The two poles can be seen in (3) and (4) From (1), (2) and (3), trade-off must be made between open-loop gain, GBW and phase margin. Because to make sure that the first stage output pole is high enough, the gm of M3 and M4 has to be large, limiting the preamplifier gain to sufficiently small values, typically around 1 to 2. Therefore, optimum value must be found for the preamplifier gain under the given SC configuration which is required to achieve minimum settling time while maintaining enough phase margin.
The added transistors M6 and M7 are used for this propose, which can adjust the phase margin of the amplifier by pushing the non-dominant pole associated with the source of M3 and M4 to higher frequency. They can extract current from the common-gate transistors M3 and M4 so as to increase the gm of them and as a result, the phase margin is increased. However, it must not affect open-loop gain too much. With this, the phase margin can be made around 60 degree with process and temperature variation.
B. Common Mode Feedback Circuit
For fully differential amplifier, there must be a common mode feedback circuit to control the output common mode voltage, otherwise the output will swing to power supply. The switched-capacitor common mode feedback circuit is inherent suitable for pipeline ADC [7] and is adopted in this THA, which can be seen from Fig.  3 . The Vcmfb control signal is feed to the gate of the M3 and M4 in the first stage to control the output common mode voltage of both stages, which simplifies the amplifier design and also reduces the THA size..
IV. MEASURED RESULTS
The low power THA is integrated in a 8-b 100-Msample/s pipeline ADC which is fabricated in a 0.35-μm CMOS process. Fig. 4 shows the THA photomicrograph, with a total die area of 2.53mm2 and the THA only occupies 0.04mm2, accounting for 2% of the total area of the ADC. The THA is located at the leftmost of the chip and followed by the first stage. 
V. CONCLUSION
In this paper, a charge-transferring THA was implemented with low power and high speed, high linearity performance, which was integrated in a 8-b 100-Msample/s pipeline ADC and fabricated in a 0.35-μm CMOS process. With this THA, the ADC only consumes 30mA current and 90mW under 3V power supply, and the THA only uses 4mA current while the power dissipation is about 12mW, accounting for 13% of the total power consumption of the ADC . This THA is suitable for low power, high speed, medium resolution pipeline ADC which can be used in communication receiver system where unsampling is required. 
